



UNIVERSITI PUTRA MALAYSIA

**DEVICE CHARACTERIZATION OF
0.8- μm CMOS TECHNOLOGY**

ROY KOOH JINN CHYE

FK 2000 45

**DEVICE CHARACTERIZATION OF
0.8- μ m CMOS TECHNOLOGY**

By

ROY KOOH JINN CHYE

**Thesis Submitted in Fulfilment of the Requirements for the
Degree of Master of Science in the Faculty of Engineering
Universiti Putra Malaysia**

May 2000



Abstract of thesis presented to the Senate of Universiti Putra Malaysia in fulfilment of the requirements for the degree of Master of Science.

DEVICE CHARACTERIZATION OF 0.8- μ m CMOS TECHNOLOGY

By

ROY KOOH JINN CHYE

May 2000

Chairman : Dr. Bambang Sunaryo Suparjo

Faculty : Engineering

The development of the 0.8- μ m CMOS technology was carried out in Mimos Berhad and is considered to be the first in-house development to be done in Malaysia. In every technology development, characterization of the technology is always necessary to gauge its performance and reliability. This thesis is a result of such work and the emphasis of the characterization is the devices of 0.8- μ m CMOS technology. The main work of this thesis includes the effort taken to understand the technology, the design of test structures and the development of test methodology to qualify the 0.8- μ m CMOS technology. The test structures design includes the p-n junction, MOS enhancement transistor, thick oxide transistor and MOS capacitor.

The p-n junction was designed specifically to investigate the breakdown voltage of the source/drain of NMOS and PMOS, which is a very important parameter in determining the reliability of the devices. MOS enhancement transistor characteristics were examined in detail with the NMOS and PMOS test structures. Typical I-V characteristics and some important device parameters were obtained from the I-V characterization. Two main issues, i.e. threshold voltage variation and off state leakage current were discussed in detail. Test methodologies for effective

channel length determination (L_{EFF}), Drain-Induced Barrier Lowering (DIBL), punchthrough and Gate-Induced Drain Leakage (GIDL) are among the important ones that were developed. The isolation issues for the devices were addressed using the thick oxide transistors to obtain the high field threshold voltage (V_{TF}). The V_{TF} is used as a measure to show the absence of parasitic FET near the operating voltage of 5 V. The conventional MOS capacitor was also included as one of the test structures due to its simplicity and enormous amount of information that can be obtained. A detail capacitance-voltage (C-V) characterization was carried out using the Simultaneous Feedback Charge technique. Analysis includes the extraction of doping profiles, interface trap density (D_{it}) and some process information such as conductivity and gate oxide thickness (t_{ox}).

The work has shown a tremendous effort being put to design test structures and characterize the 0.8- μm CMOS devices. The test structures which designs are based on its predecessor, the 1.0- μm CMOS technology test structures, have proven to be reliable and capable. Based on the result analysis, it shows that the 0.8- μm CMOS devices have achieved a creditable performance and reliability. As a conclusion, this work have achieved its objective to design device test structures, develop the respective test methodology and to characterize the technology.

Abstrak tesis yang dikemukakan kepada Senat Universiti Putra Malaysia
sebagai memenuhi keperluan untuk ijazah Master Sains

PENCIRIAN PERANTI TEKNOLOGI 0.8- μ m CMOS

Oleh

ROY KOOH JINN CHYE

Mei 2000

Pengerusi : Dr. Bambang Sunaryo Suparjo

Fakulti : Kejuruteraan

Pembangunan teknologi CMOS 0.8- μ m telah dijalankan di Mimos Berhad dan dipercayai adalah yang pertama di Malaysia. Pada kebiasaannya, untuk setiap pembangunan teknologi, pencirian adalah amat penting kerana ia diperlukan untuk mengukur prestasi dan ketahanan sesuatu teknologi. Tesis ini adalah hasil kerja tersebut dan keutamaan pencirian adalah kepada peranti CMOS 0.8- μ m. Tujuan utama tesis ini merangkumi usaha gigih yang diluahkan untuk memahami teknologi, mereka struktur ujian peranti serta pembangunan metodologi ujian untuk melayakkan teknologi CMOS 0.8- μ m. Struktur ujian yang direka termasuk simpangan p-n, transistor peningkatan MOS, transistor oxida tebal dan kapasitor MOS.

Struktur ujian simpangan p-n telah direka khusus untuk menyiasat voltan jatuh punca/salir bagi peranti NMOS dan PMOS. Parameter ini adalah amat penting dalam menentukan ketahanan peranti. Pencirian transistor peningkatan MOS telah dilakukan ke atas rekaan struktur ujian peranti NMOS dan PMOS. Ciri-ciri I-V yang tipikal beserta dengan beberapa parameter peranti yang penting telah diperolehi melalui pencirian arus-voltan (I-V). Dua isu, iaitu perubahan voltan ambang dan

kebocoran arus keadaan diam telah diperiksa dengan terperinci. Antara metodologi ujian penting yang telah diketengahkan termasuklah penentuan panjang saluran efektif (L_{EFF}), kesan penurunan rintangan aruhan parit (DIBL), penembusan arus dan kesan kebocoran parit akibat aruhan get (GIDL). Isu pemencilan peranti telah disiasat dengan menggunakan rekaan transistor oxida tebal untuk mendapatkan voltan ambang medan tinggi (V_{TF}). Voltan ambang medan tinggi ini adalah merupakan ukuran yang memberikan indikasi bahawa parasit FET tidak wujud pada voltan operasi 5 V. Kapasitor MOS juga telah dipertimbangkan sebagai salah satu daripada struktur ujian disebabkan ia mudah serta mampu memberikan maklumat yang banyak. Pencirian jenis kapasitan-voltan (C-V) yang berasaskan teknik timbal-balas cas serentak telah dilakukan ke atas struktur yang direka. Analisis yang dilakukan termasuklah untuk mendapatkan profil pendopan, ketumpatan perangkap antara muka (D_{it}) dan beberapa maklumat proses seperti konduktiviti dan ketebalan get oxida (t_{ox}).

Pembangunan teknologi CMOS 0.8- μm ini telah memperlihatkan usaha gigih diperuntukan untuk mereka struktur ujian peranti, membangunkan metodologi ujian serta pencirian teknologi. Rekaan struktur ujian peranti yang berteraskan teknologi CMOS 1.0- μm telah membuktikan bahawa ia adalah berkesan dan boleh diharapkan. Berdasarkan analisis keputusan yang diperolehi, teknologi CMOS 0.8- μm ini telah memperlihatkan potensi yang memberangsangkan. Akhir sekali, boleh disimpulkan bahawa matlamat untuk mereka struktur ujian peranti, membangunkan metodologi ujian serta pencirian teknologi telah dicapai.

ACKNOWLEDGEMENTS

First and foremost, I would like to express my utmost gratitude to my project supervisors Dr. Bambang Sunaryo Suparjo, Dr. Mohd. Rais Ahmad and En. Rahman Wagiran for their invaluable guidance, constructive suggestions and encouragement throughout the duration of this project.

I am also extremely grateful to have a helpful and supportive group of friends and colleagues to whom I owe my sincere appreciation. They are H. T. Toh, Jeyakumar, Thiagesh, Zahrin, Ali, Esmat and K. P. Lim which have indeed made my project more interesting and meaningful. A special thanks also to En. Wan Mohd. Salleh, Vice President (Industry Development) of Mimos Berhad for giving me the opportunity and support throughout the duration of this project. Not forgetting also, the entire personnel of Wafer Fab, MySem which without them, this project will not materialize and remain a dream.

Lastly, I would like to thank my family and a very special friend of mine (Yee Ching) for their undying love, patience and support which have enable me to complete the project successfully. Thanks again for having faith in me!

I certify that an examination Committee met on 27 May, 2000 to conduct the final examination of Roy Kooh Jinn Chye on his Master thesis entitled "Device Characterization of 0.8- μ m CMOS Technology" in accordance with Universiti Pertanian Malaysia (Higher Degree) Act 1980 and Universiti Pertanian Malaysia (Higher Degree) Regulation 1981. The committee recommends that the candidate be awarded the relevant degree. Members of the Examination Committees are as follows:

Samsul Bahari Mohd Noor, Ph.D.
Faculty of Engineering,
Universiti Putra Malaysia.
(Chairman)

Bambang Sunaryo Suparjo, Ph.D.
Faculty of Engineering,
Universiti Putra Malaysia.
(Member)

Rahman Wagiran, MSc.
Faculty of Engineering,
Universiti Putra Malaysia.
(Member)

Mohd. Rais Ahmad, Ph.D.
Microelectronics Laboratory (MEL).
Mimos Berhad,
(Member)



MOHD. GHAZALI MOHAYIDIN, Ph.D.
Professor/Deputy Dean of Graduate School,
Universiti Putra Malaysia.

Date: **11 JUL 2000**

This thesis was submitted to the Senate of Universiti Putra Malaysia and was accepted as fulfilment of the requirements for the degree of Master of Science.



KAMIS AWANG, Ph.D.
Associate Professor,
Dean of Graduate School
Universiti Putra Malaysia

Date: **11 NOV 2000**

DECLARATION

I hereby declare that the thesis is based on my original work except for quotations and citations, which have been duly acknowledged. I also declare that it has not been previously or concurrently submitted for any other degree at UPM or other institutions.



(ROY KOOH JINN CHYE)

Date: 11 July 2000

TABLE OF CONTENTS

	Page
ABSTRACT	ii
ABSTRAK	iv
ACKNOWLEDGEMENTS	vi
APPROVAL SHEETS	vii
DECLARATION FORM	ix
TABLE OF CONTENTS	x
LIST OF TABLES	xiii
LIST OF FIGURES	xiv
LIST OF ABBREVIATIONS	xviii

CHAPTER

1 INTRODUCTION

Development of 0.8- μm CMOS Technology	1
Scaling of Design Rules	4
Design Rules for 0.8- μm CMOS Technology	5
Types of Test Structures	6
Objectives of This Work	7
Thesis Organization	8

2 TECHNOLOGY REVIEW

Dominance of CMOS Technology	9
Test Structure Design	10
Fabrication and Characterization	11
Conclusion	14

3 METHODOLOGY

General Overview	15
Test Structure Design Methodology	17
General Rules of Test Structure Design	20
Current-Voltage (I-V) Characterization	22
P-N Junction	23
MOS Enhancement Transistor	24
Effective Channel Length (L_{EFF}) Determination	25
Threshold Voltage (V_T)	26
Transconductance (g_m)	27
Saturation Current (I_{DSat})	28
Subthreshold Swing (S_t)	28
Drain Induced Barrier Lowering (DIBL)	29
Punchthrough Voltage (V_{PT})	29
Gate Induced Drain Leakage (GIDL)	30



Thick Oxide Transistor	30
Capacitance-Voltage (C-V) Characterization	31
MOS Capacitor	32
Conductivity	32
Gate Oxide Thickness (t_{ox})	33
Device Fabrication	34
Fabrication Process Planning	37
 4 P-N JUNCTION	
Introduction	38
Principle of Operation	40
Built-in Potential of P-N Junction	41
Junction Breakdown	42
Avalanche Breakdown	43
Zener Breakdown	44
P-N Junction Design	45
Nplus / P-Substrate	46
Pplus / N-Well	49
Characterization of P-N Junction	51
Current-Voltage (I-V) Characteristics	51
Conclusion	53
 5 MOS ENHANCEMENT TRANSISTOR	
Introduction	54
Basic of MOS Transistor Operation	56
MOS Transistor Characteristics	57
Linear Region	58
Saturation Region	59
Breakdown Region	59
Cut-off Region	60
Effect of Substrate Bias	61
Important MOS Transistor Issues	63
Threshold Voltage Variations	63
Short Channel Effect	64
Drain Induced Barrier Lowering (DIBL)	64
Off State Leakage Current	65
Punchthrough	65
Gate Induced Drain Leakage (GIDL)	68
MOS Enhancement Transistor Design	69
P-Channel MOS (PMOS) Transistor	70
N-Channel MOS (NMOS) Transistor	73
Characterization of MOS Enhancement Transistor	75
Current-Voltage (I-V) Characteristics	75
Effective Channel Length (L_{EFF}) Determination	80
Drain Induced Barrier Lowering (DIBL)	80
Punchthrough	81
Gate Induced Drain Leakage (GIDL)	81
Conclusion	85

6	THICK OXIDE TRANSISTOR	
	Introduction	88
	Isolation and Parasitic FET Issues	89
	Thick Oxide Transistor Design	92
	Class 1 – Poly/Field oxide and Metal 1/Field oxide	93
	Class 2 – Metal 1/BPSG and Metal 2/BPSG/USG	96
	Characterization of Thick Oxide Transistor	98
	Level 1 Characterization: CD Structures	98
	Level 2 Characterization: Thick Oxide Transistor	99
	Conclusion	105
7	MOS CAPACITOR	
	Introduction	106
	Basic Region of Operation	107
	Accumulation Region	108
	Depletion Region	108
	Inversion Region	108
	Theory on MOS System	109
	Mobile Ionic Charges	110
	Oxide Trapped Charges	110
	Fixed Oxide Charges	111
	Interface Trapped Charges	111
	Dopants Ion Distribution	113
	MOS Capacitor Design	114
	Polysilicon/Oxide/Substrate Capacitor	115
	Characterization of MOS Capacitor	119
	Capacitance-Voltage (C-V) Characterization	119
	Doping Profiles	123
	Interface Trapped Density	125
	Process Information	127
	Conclusion	127
8	CONCLUSION AND FURTHER WORK	
	Conclusion	129
	Further Work	133
	REFERENCES	134
	APPENDICES	
A	LAYOUT FOR PATMOS (Parametric Test for MOS Devices) STRUCTURE	140
B	LAYOUT FOR MTI 1 (Mimos Test Insert) STRUCTURE	141
C	TEXTURE SCHEME FOR PHYSICAL DESIGN LAYERS	142
	BIODATA OF AUTHOR	143

LIST OF TABLES

		Page
Table 1.1	Design rules for 0.8- μm CMOS technology.	5
Table 3.1	Physical design layers.	17
Table 3.2	Implantation process conditions for development lot.	37
Table 5.1	Summary of enhancement and depletion type of MOS transistor.	54
Table 5.2	Summary of characterization results for MOS transistor.	85
Table 6.1	Summary of extracted V_{TF} for n and p-channel thick oxide transistor.	104
Table 7.1	Summary of capacitance oxide calculation.	116



LIST OF FIGURES

	Page
Figure 1.1 Process flow of the 0.8- μ m CMOS technology development.	3
Figure 3.1 Methodology flow for test structure design.	18
Figure 3.2 Typical location occupied by PATMOS and MTI 1.	19
Figure 3.3 Hardware setup for current-voltage (I-V) characterization.	22
Figure 3.4 Measurement setup for p-n junction.	23
Figure 3.5 A typical plot of I_D against V_D for breakdown voltage extraction.	24
Figure 3.6 Measurement setup for MOS enhancement transistor.	24
Figure 3.7 A schematic for MOS transistor and the controlling factor for L_{EFF}	25
Figure 3.8 Extraction of the threshold voltage and transconductance.	27
Figure 3.9 Extraction of the saturation current.	28
Figure 3.10 Extraction of the subthreshold swing.	29
Figure 3.11 Hardware setup for capacitance-voltage (C-V) characterization.	31
Figure 3.12 Measurement setup for MOS capacitor.	32
Figure 3.13 Four main steps of fabrication process for 0.8- μ m CMOS technology.	36
Figure 4.1 Cross-section of a p-n junction.	39
Figure 4.2 Energy band diagram of a p-n junction after merging of n and p-type regions.	40
Figure 4.3 Energy band diagram of a p-n junction in thermal equilibrium.	41
Figure 4.4 Reverse bias deviation from ideal.	42
Figure 4.5 Schematic representation of the avalanche process. An incident electron (wavy arrow) gains enough energy from the field to excite an electron out of a silicon-silicon bond during a lattice collision. This creates an additional electron hole pair.	43
Figure 4.6 Reverse bias Zener breakdown.	45

Figure 4.7	(a) Layout and (b) Cross-section (A-A) of Nplus/P-Substrate p-n junction.	48
Figure 4.8	(a) Layout and (b) Cross-section (A-A) of Pplus/N-Well p-n junction.	50
Figure 4.9	Typical I-V plots to determine junction breakdown for (a) Nplus/P-Substrate and (b) Pplus/N-Well test structures	52
Figure 5.1	A typical MOS transistor showing 3-D view.	55
Figure 5.2	Cross-sections and I-V characteristics of enhancement and depletion MOS transistor.	55
Figure 5.3	An ideal n-channel MOS transistor cross-section with positive V_{GS} applied showing depletion regions and induced channel.	57
Figure 5.4	Typical n-channel enhancement type MOS transistor ($L = 10\text{-}\mu\text{m}$) output characteristics showing different regions of device operation. Dashed line 'a' shows an approximate boundary between linear and saturation region while 'b' shows the boundary between saturation and breakdown region.	58
Figure 5.5	A typical NMOS transistor output characteristics with V_{GS} as parameter at two different back biases.	62
Figure 5.6	A typical NMOS transistor transfer characteristics showing all regions of device operations.	62
Figure 5.7	Plots of $\log I_{DS}$ against V_{GS} for MOS transistor with V_{DS} varying in 1 V increment. (a) No punchthrough observed. (b) Onset of punchthrough occurs as V_{DS} reaches -6 V as can be seen by the increased in S_t . (c) Output characteristics showing punchthrough phenomena.	66
Figure 5.8	Illustration of punchthrough phenomena in MOS transistor. The drain voltage, V_{DS} increases from (a) to (c). At (c), drain depletion touches source depletion width resulting in the punchthrough.	67
Figure 5.9	Definition of $1W$ (minimum dimension of an active area); $1W = 2A + B$	71
Figure 5.10	(a) Layout and (b) Cross-section (A-A) of PMOS transistor test structure.	72
Figure 5.11	(a) Layout and (b) Cross-section (A-A) of NMOS transistor test structure.	74
Figure 5.12	Output characteristics for (a) NMOS and (b) PMOS transistor at two different substrate biases (solid line: 0 V ; dotted line: 3 V).	77

Figure 5.13	Transfer characteristics for (a) NMOS and (b) PMOS transistor at the subthreshold region with different substrate biases.	78
Figure 5.14	Transfer characteristics for (a) NMOS and (b) PMOS transistor at the linear (triode) region with different substrate biases.	79
Figure 5.15	Effective channel length determination for 0.8- μm technology (a) NMOS and (b) PMOS.	82
Figure 5.16	DIBL characterization for (a) NMOS and (b) PMOS transistor.	83
Figure 5.17	Punchthrough characterization for NMOS and PMOS transistor.	84
Figure 5.18	GIDL characterization for NMOS and PMOS transistor.	84
Figure 5.19	Measured threshold voltage variation against channel length.	86
Figure 5.20	Measured saturation current against channel length.	87
Figure 6.1	Layout and cross-section (A-A) on the formation of a parasitic channel by a polysilicon line (Case 1) and metal line (Case 2) routed across the field oxide.	90
Figure 6.2	Cross-section of a practical isolation structure (LOCOS) and the location of the channel implant and severe topography.	91
Figure 6.3	(a) Layout and (b) Cross-section (A-A) of Poly/Field oxide test structure.	95
Figure 6.4	(a) Layout and (b) Cross-section (A-A) of Metal 1/Field oxide test structure.	95
Figure 6.5	(a) Layout and (b) Cross-section (A-A) of Metal 1/BPSG test structure.	97
Figure 6.6	(a) Layout and (b) Cross-section (A-A) of Metal 2/BPSG/USG test structure.	97
Figure 6.7	Level 1 characterization for n ⁺ /n ⁺ and p ⁺ /p ⁺ CD structures.	99
Figure 6.8	Characterization of Poly/Field oxide structure for (a) n and (b) p-channel.	100
Figure 6.9	Characterization of Metal 1/Field oxide structure for (a) n and (b) p-channel.	101
Figure 6.10	Characterization of Metal 1/BPSG structure for (a) n and (b) p-channel.	102

Figure 6 11	Characterization of Metal 2/BPSG/USG structure for (a) n and (b) p-channel	103
Figure 7 1	Typical high and low frequency C-V curves for MOS capacitor	107
Figure 7 2	Oxide charges associated with the respective MOS structure regions	109
Figure 7 3	Physical model for interface traps (a) Occurrence of dangling bonds along a given plane (b) Post oxidation dangling bonds that becomes interface traps (c) Si-Si bond stretching (d) Si-O stretching (e) Presence of metallic impurities at the Si surface	112
Figure 7 4	(a) Layout and (b) Cross-section (A-A) of Poly/Oxide/Substrate capacitor	118
Figure 7 5	Simultaneous C-V plots for oxide thickness of (a) 20 0 and (b) 17 5-nm respectively	121
Figure 7 6	Silicon surface band bending as a function gate bias for p-type MOS capacitor with oxide thickness of (a) 20 0 and (b) 17 5-nm respectively	122
Figure 7 7	Doping profile as a function of depth for p-type substrate MOS capacitor with oxide thickness of (a) 20 0 and (b) 17 5-nm respectively	124
Figure 7 8	Interface trap density characterization for (a) 1 0 and (b) 0 8- μ m technology	126

LIST OF ABBREVIATIONS

A	Area of capacitor
C_h	High frequency capacitance
C_q	Quasistatic frequency capacitance
C_{ox}	Capacitance oxide
D_{it}	Interface trap density
DIBL	Drain induced barrier lowering
GIDL	Gate induced drain leakage
g_m	Transconductance
I_D	P-N junction current
I_{DS}	Drain current
I_{DSt}	Subthreshold current
I_{DSat}	Saturation current
k	Boltzmann constant
L	Transistor length
L_M	Drawn channel length
L_{EFF}	Effective channel length
L_{VAR}	Different between the drawn and final length
L_{DIF}	Lateral diffusion of the source/drain implants
LOCOS	Local oxidation
MTI 1	Mimos test insert 1
N_A	Acceptor density
N_D	Donor density
n_i	Intrinsic carrier concentration
PATMOS	Parametric test for MOS devices
q	Electron charge
R_{TOT}	Total channel resistance
S_t	Subthreshold swing
SMU	Source measuring unit
t_{ox}	Gate oxide thickness
V_T	Threshold voltage
V_{TF}	High field threshold voltage
V_{BR}	Breakdown voltage
V_D	P-N junction voltage drop
V_{GS}	Gate voltage
V_{DS}	Drain voltage
V_{PT}	Punchthrough voltage
V_{DD}	Operating voltage
V_{SUB}	Substrate or bulk voltage
W	Transistor width
μ	Carrier mobility
μ_p	Hole carrier mobility
ϵ_{Si}	Silicon dielectric constant
τ	Absolute temperature
Φ_T	Built-in potential
Φ_{Fn}	Potential in the n-type region
Φ_{Fp}	Potential in the p-type region

CHAPTER 1

INTRODUCTION

Development of 0.8- μm CMOS Technology

The development of the 0.8- μm CMOS technology is the first to be initiated by Mimos Berhad in its bid to become a leading microelectronic center in Malaysia. The process flow of the technology development is as shown in Figure 1.1. The 0.8- μm CMOS technology development is based on the 1.0- μm CMOS technology obtained from a technology transfer in 1996. The origin of the technology is from the Fraunhofer Institute of Microelectronics and System, Germany.

The 0.8- μm CMOS technology development is a scaled down version of the 1.0- μm CMOS technology. The reason it is called a scaled down version is because the design rules are scaled linearly with different factor from the 1.0- μm CMOS technology. The constant voltage approach is implemented to maintain the operating voltage of 5 V. Factors that contribute to the feasibility of the scaled design rules are the equipment capability, device design and process integration issues. In terms of equipment capability, it is not so much of a problem because all equipment in Mimos Berhad is capable of processing up to the 0.5- μm at minimum. So, the limiting factor would be the device design and process integration. As devices are being scaled

down, many processes need to be modified in order to maintain the long channel characteristics and also to at least maintain or increase the reliability of the devices. Device design and process integration remains as an interesting challenge to be solved. However, it will not be discussed here because it is not within the scope of the thesis. The focus of this thesis will be the design of device test structures and its related characterization to qualify the 0.8- μm CMOS technology.




Figure 1.1: Process flow of the 0.8-μm CMOS technology development.

Scaling of Design Rules

Design rules or layout rules are description for preparing the masks or reticles used in the fabrication of integrated circuits (ICs). The rules serves as a necessary communication link between circuit designer and process engineer during the manufacturing phase. The main objective of the design rules is to obtain a design with optimum yield in as small an area as possible without compromising its reliability. Generally, design rules are a tradeoff between yield and performance. The more conservative the rules are, the more likely it is that the design will function but aggressive design rules will greatly enhance the performance of the design [1].

The challenge of present semiconductor trends would undoubtedly be the ability to increase the packing density of transistors. Downward transistor scaling allows an increase in circuit performance and packing density. The conventional scaling law states that if the physical dimension of a transistor is decreased horizontally and vertically, all by a factor of S (a value less than 1) and the operating voltage reduced by the factor of S^2 , then gate delay will reduce by the same factor S and power per gate transition reduce by the factor of S^3 [2].

However, the conventional scaling law has not been always in favour because of certain constraints. The main one being the need to use the standard operating voltages. The modified version of the scaling law is termed “constant voltage” scaling. This approach shows that the transistor density and gate delay can be improved without scaling the voltage but the disadvantage being the non-scalable of some device design parameters such as electric field, leakage current and others.

Nonetheless, with a cautious device design approach, the constant voltage scaling was undertaken to develop the 0.8- μm CMOS technology design rules because of the desire to maintain the operating voltage of 5 V.

Design Rules for 0.8- μm CMOS Technology

The 0.8- μm CMOS technology design rules after a constant voltage scaling is implemented are given in Table 1.1 below.

Table 1.1: Design rules for 0.8- μm CMOS technology.

Description	Design Rule (μm)
n ⁺ (p ⁺) to p (n)-well distance	2.4
n ⁺ and p ⁺ width	1.5
n ⁺ to p ⁺ distance	1.3
Poly width	0.8
Poly overlap on n ⁺ and p ⁺	0.6
n ⁺ and p ⁺ width	1.5
Contact width	0.9
Contact to contact distance	0.45
Contact to poly distance	0.75
Contact overlap on n ⁺ , p ⁺ , poly and metal 1	0.45
Via width	1.2
Via overlap on metal 1 and metal 2	0.45
Via to contact distance	0.9
Metal 1 width	1.0
Metal 1 distance	0.8
Metal 2 width	1.2
Metal 2 distance	0.9

Types of Test Structures

In the development of the 0.8- μm CMOS technology, there are basically six type of test structures in the test chip, MTI 1 (see Chapter 3), which are listed below:

1. Structures for process monitoring such as capacitors, transistors and diodes for oxide and junction breakdown.
2. Structures for the check of design rules such as minimum line width and metal pitch.
3. Structures for yield and reliability test such as contact and via chains.
4. Structures for extraction of model parameters such as transistors with varying width and length and sidewall capacitors.
5. Structures for failure analysis such as diodes with varying perimeter to area ratio and number of contacts for examining the diode leakage current.
6. Structures for non-electrical measurements such as optical and mechanical test.

In this thesis, the focus will be on the design and characterization of device test structures for the verification of 0.8- μm CMOS technology. Other test structures though important and complement the device test structures is not within the scope of this thesis. The test structures that will be discussed are listed below:

- P-N Junction (Diode)
- MOS Enhancement Transistors
- Thick Oxide Transistor
- MOS Capacitor